Global SoC Bus Error Address Register-Low
BUSERRADDR | Bus address-low. This register contains the lower 32 bits of the first bus address that encountered a SoC bus error. It is valid when the GSTS[BUSEEEADDRVLD] bit is set to 0x1. It can only be cleared by resetting the controller. |